Let's write a VHDL Model

ENTITY full_adder IS 
      PORT (A, B, Cin: IN bit;
         Sum, Cout: OUT bit);
END full_adder;