VHDL / Verilog-HDL Archives CD - Part 4...


 

CATEGORY: [ Actel ][ Altera ][ LeopardLogic ][ Xilinx ][ General ][ HDL ]

Part 1 | Part 2 | Part 3 - Papers | Part 4 | Part 5

 

1.IP Sections

  • John Kent's Home Page (2013.7.26)
    - 출처: http://members.optushome.com.au/jekent/...
    - HDL Archives Part 2에 있는 내용의 update version입니다.
  • Thorsten Gärtner - Homepage (2013.8.27)
    - 출처: http://www.thorsten-gaertner.de/vhdl/vhdl.htm
    - VHDL - Moduls  (only english)
    • PRBS - Generator and Receiver
    • E2 - Framer / Deframer (according ITU-T G.703 / G.742)
    • E3 - Framer / Deframer (according ITU-T G.703 / G.751)
    • E3 - Mux / Demux - Multiplexer of 16 E1 Channels (according ITU-T G.703 / G.742 / G.751)
    • VCO - Voltage Controlled Oscillator
  • Memory Cores (2013.9.9)
    - 출처: http://www.geocities.com/SiliconValley/Pines/6639/ip/memory_cores.html (폐쇄됨)
    - The aim of this project is to develop generic synthesizable memory cores. Most of the cores are synthesized on different FPGAs and gave good results.
  • Free-6502, Version 0.7 (2013.9.9)
    - The Free-6502 core is a 6502 compatible CPU core.
    - 기존 free-ip.com에서 제공하던 내용이었으나, 지난 2005.07.13. 해당 domain이 만료가 되어 더 이상 관련내용을 찾아볼 수 없게 된 관계로 이곳에서 mirroring합니다.
    - README.TXT 파일 보기.
  • F-CPU (Freedom CPU) website, (2013.10.6)
    - 출처: http://f-cpu.seul.org/...
    - The Freedom CPU Project is an open work of collaboration in the world of microelectronics. Our goal is to create and distribute the source code of a high performance microprocessor core under a copyleft license.

2.References / Manuals / Papers


3.Text Books / Tutorials / Courses


  Send to a colleague | Print this document