## Lecture \#5

In this lecture we will introduce the sequential circuits.
We will overview various Latches and Flip Flops (30 min)
Give Sequential Circuits design concept
Go over several examples as time permits

## Control Circuitry

Binary information is either data or control.
Data paths are responsible for processing the data,
Control signals are responsible for generation and sequencing of events.
Signals like "load" are used for example when and where to place a data item
in a register or "select" signal on a MUX to select an item or "Enable" signal to put data on a bus ....
The term sequential circuit is referred to circuits that sequence such events.

(As in microprocessor)

Finite state Machines
Algorithmic State Machines
covered in this lecture covered in this lecture

## Digital Design: Parameters to be considered



RS Latch

$$
\mathrm{Q}+=\mathrm{S}+\mathrm{R}^{\prime} \mathrm{Q}
$$



| $\mathbf{R}$ | $\mathbf{S}$ | $\mathbf{Q}_{+1}$ |
| :---: | :---: | :---: |
| 0 | 0 | $\bar{q}_{t}$ |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | - |

Two Problems:
$\mathrm{R}=\mathrm{S}=1$ Not allowed, Data is transparent

## The D Latch



Problem: Level sensitive

JK Latch : Universal, Level sensitive, Timing Constraints due to feed back. Other latches can be constructed using JK Latch

JK Flip Flop:


$$
\mathrm{Q}_{\mathrm{t}+1}=J \overline{\mathrm{Q}}_{\mathrm{t}}+\overline{\mathrm{K}} \mathrm{Q}_{\mathrm{t}}
$$

JK Flip Flop with a rising-edge :


## Master Slave Flip Flop Edge sensitive,Set up and Hold time

Master and Slave Flip Flop :
A D Flip Flop with a falling-edge trigger.

Master
Slave


## Edge triggered Flip Flop:

Set up and Hold time Constraints



## Example 1

Design a sequence detector that detects a sequence of 2 zeros or 3 ones on an incoming serial data line. Assume an asynchronous reset that initializes the machine.
Let input be $x$, and output be $z$.

## Example 2

When a minor road crosses a highway a traffic controller is installed to control the flow of traffic. Normally the highway is given the right of way and where is a demand on the minor road then the highway is interrupted to give access to the minor road. You are asked to design controller to work on this principals.
The highway should be given the right of way. If any of the sensors on the minor road do not detect presence of a car or if the sensor does detect a car but an amount of time equal to or greater than Timer long=T30 seconds, has not elapsed since last change.
If there was a car on the minor road and amount of time greater than Timer long has elapsed, then the traffic light should cycle through amber for Timer short=3 seconds and change to Red, while minor road changes to Green. The minor road now should have access of the road while there is car but never more than Timer long. The minor road then should cycle back to red through a Timer short=3 second. While the highway cycles back to green


## Example 3

Design a Tool Booth Controller that controls the signal and the barrier of a toll booth on a highway. The Booth and Controller is shown in the fig below and has the following components.
A sensor on the driveway that shows presence of a car , ie signal $\mathrm{S}=1, \mathrm{~S}=0$ otherwise.
A coin machine receiving the exact coin. When coin is inserted, signal $C=1$, otherwise $C=0$.
$\mathrm{T}=1$ traffic light is green and the barrier open.
$\mathrm{T}=0$ traffic light is red and the barrier is closed.
At normal times the tollbooth is idle. Traffic signal is red and the barrier is closed. When a car enters the driveway of the booth, then the presenc the car is detected with $\mathrm{S}=1$ from the sensor. The controller then waits for the right coin. When the coin is inserted, $\mathrm{C}=1$, then the traffic light turl green $\mathrm{T}=1$ and the barrier is raised. When the car passes all signals are reset and the barrier is lowered Assume there is room for one car only at tl booth.


## Example

Design a sequence detector that detects a sequence of 2 zeros or 3 ones on an incoming serial data line. Assume an asynchronous reset that initializes the machine.
Let the input be $x$, and the output be $z$.
We have the following state diagram


## Controller for a Shift and Add Multiplier



## Multiplier Design Block Diagram



## Controller FSM Diagram



## Multiplier controller

## VHDL: Controller (COEN 6501)

-- Library Name: DSD
-- Unit Name: Controller
--
-- Date : Mon Oct 27 12:36:47 2003
--
-- Author : Giovanni D'Aliesio
--
-- Description: Controller is a finite state machine
-- that performs the following in each -- state:
-- IDLE > samples the START signal
-- INIT $\quad>$ commands the registers to be
-- loaded
-- TEST > samples the LSB
-- ADD > indicates the Add result to be stored
-- SHIFT > commands the register to be shifted
$\qquad$

## Interface

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity Controller is
port_(reset : in std_logic;
    clk : in std_logic;
    START : in std_logic;
    LSB : in_std_logic ;
    ADD_cmd : out std_logic;
    SHIFT_cmd : out std_logic;
    LOAD_cmd : out std_logic ;
    STOP : out std_logic);
end;
```



```
architecture rtl of Controller is
signal temp_count : std_logic_vector(2 downto 0);
-- declare states
type state_typ is (IDLE, INIT, TEST, ADD, SHIFT);
signal state : state_typ;
begin
process (clk, reset)
    begin if reset='0' then state <= IDLE;
        temp_count <= "000";
        elsif (clk'event and clk='1') then
case state is
    when IDLE => ifSTART = '1' then state <= INIT; else state <= IDLE; end if;
    when INIT => state <= TEST;
    when TEST = if LSB = '0' then state <= SHIFT else state <= ADD; end if;
    when ADD => state <= SHIFT;
when SHIFT =>iftemp_count = "111" then -- verify if finished
temp_count <= "000"; -- re-initialize counter
    state <= IDLE; -- ready for next multiply
else temp_count <= temp_count + 1; -- increment counter
state <= TEST; end if;
end case;
    end if;
end process;
STOP <= '1' when state = IDLE else '0';
ADD_cmd <= '1' when_state = ADD else '0';
SHIFT_cmd <= '1' when state = SHIFT else '0';
LOAD_cmd <= '1' when state = INIT else '0';
end rtl;
```


## Controller Simulation Timing Diagram

| .../inst_controllerireset |  |
| :---: | :---: |
|  |  |
| A ...utinst controllerilsb |  |
|  |  |
| ..._controllerishit_cmd |  |
| ...controlleriload_cmd |  |
| .../inst controller/stop |  |
|  | trolleritemp_count |
|  | trolleristate |




