

Question 1

- a) Discuss the merits and disadvantages of programming technologies in FPGAs in terms of speed and area..
- b) Implement function F1 using minimum number of 2:1 MUXs only. All inputs should be of non-inverting type.

$$F1(A,B,C,D) = A+B+ A.C.D +A'.C'$$

- c) Implement F1 using Look-up Table. Show the content of the Look-Up table.

Question 2

Design the fastest circuit to implement the following function:

$$F = -4X^2 \text{ where } X \text{ is a 4-bit } \underline{\text{signed}} \text{ (2's complement) binary number, } X = x_3 x_2 x_1 x_0$$

You may use any method that gives optimum delay.

Evaluate your circuit in terms of gate delays and gate counts.

Question 3

Design a 3 bit shift register. The register should shift left to right when $x=1$ and with $x=0$ shifts right to left. Assume fill-ins of 0. Start with a state diagram and follow sequential circuit design procedure. Use D Flip Flop for your implementation.

Question 4

- a) Design an 8-bit distributed barrel shifter for left to right shifts of up to 6 bits. Assume the shifter is used for arithmetic operations.
- b) Multiply the two operands $A = -0.75$, $B = 17.25$ using the IEEE 754 floating point multiplication. Show all the required multiplication steps clearly.

Question 5

- a. Determine maximum speed of operation at typical conditions for the circuit shown in Fig. 1 below, taking into consideration the fan-out loading only. Timing parameters for all components are listed in Table 1.
- b. At the maximum speed of operation, determine the slack time for the setup time and hold time at the T-input of Flip-Flop T.
- c. The circuit is implemented on a die which is packaged in a ceramic DIP with a thermal resistance of 30°C/W . Calculate the drop in maximum speed of operation if the die dissipates a power of 2Watts at an ambient temperature of 40°C .




Figure 1

Component	T _p (ns)	Input Loading (UL)	K ₁ ns/UL
Inverter	0.15	1	0.1
AND/OR(2input)	0.24	2	0.05
XOR (2 input)	0.4	1.5	0.12
Flip Flops, ↑,(CLK to Q)	1.5	2	0.1
T_{su}=1 ns, t_h = 0.5ns			

$$T_d = \left((T_p + K_1 \sum N_i + K_2 M L) * K' \right), \quad K' = K_T * K_V * K$$

$$K_T = \left(\frac{T_2}{T_1} \right) 1.5, \quad T_J = T_{amb} + \Phi J_a * P_d, \quad K_V = \frac{1}{1 + 0.01 * f_v}, \quad K_P = 1 + 0.01 * f_p$$

Question 6

a) Write a VHDL Code for a 2 to 1 Multiplexer.

The inputs are a, b, and the output is S.

b) There are few errors in the following program. Report the errors:

```
library IEEE; use ieee.std_logic_1164.all;           line 1
entity AND_8 is                                     line 2
port(A,B,C,D,E,F,G,H:in std_logic; Z:out std_logic); line 3
end AND_8;                                         line 4
architecture and of AND_8 is                      line 5
begin Z<=A and B and C and D and E and F and G and H; line 6
End and}                                         line 7
```

c) Draw the circuit given by the VHDL code below. Identify all nodes with their corresponding names clearly.

```
library IEEE; use ieee.std_logic_1164.all;
entity SUM8 is
port(carry_in : in std_logic_vector( 7 downto 0 );
      p : in std_logic_vector( 7 downto 0 );
      S : out std_logic_vector( 7 downto 0 ));
end SUM8;
architecture STRUCTURE of SUM8 is
component XOR_2 is
port ( A, B : in std_logic; Z : out std_logic);
end component;

begin
for I in 0 to 7 generate
  B1: block
    for all: XOR_2 use entity WORK.XOR_2(DATA_FLOW);
    begin
      XOR0 : XOR_2 port map(carry_in(I),p(I),s(I));
    end block;
  end generate;
end STRUCTURE;
```


Q1

Final - CEN 6501 Dec 2010

- a Of the several programming technologies in FPGA The following are the most important
- 2/10
- * SRAM The method is volatile and has high resistance and capacitance its advantages is that it re-programmable in circuit. Consumes power large area
 - * Antifuse Whether Poly to diffusion or Metal to metal process has lower resistance and capacitance than the SRAM. The anti fuse is not re-programmable and the process is expensive. Small area
 - * EEPROM & EEPROM have higher resistance and capacitance they are non-volatile. There is provision for in circuit programmability for the EEPROM. Consumes power - large area

b)4/10



$$\begin{aligned}
 F &= A + B + ACD + \bar{A}\bar{C} \\
 &= A + B + \bar{A}\bar{C} \\
 &= A \cdot 1 + \bar{A} \underbrace{(B + \bar{C})}_{F_2}
 \end{aligned}$$



$$F_2 = C \cdot B + \bar{C} \cdot 1$$

c)

A	B	C	F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1



8*1
RAM Cell
Memory cell

The fastest method in this case would be a 2-level implementation as a SOP

X	x_3	x_2	x_1	x_0	x^2	y_8	y_7	y_6	y_5	y_4	y_3	y_2	y_1	y_0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1	1	0	0	0
2	0	0	1	0	4	1	1	1	1	1	0	0	0	0
3	0	0	1	1	9	1	1	1	0	1	1	0	0	0
4	0	1	0	0	16	1	1	1	0	0	0	0	0	0
5	0	1	0	1	25	1	1	0	0	1	1	1	0	0
6	0	1	1	0	36	1	0	1	1	1	0	0	0	0
7	0	1	1	1	49	1	0	0	1	1	1	1	0	0
-8	1	0	0	0	64	1	0	0	0	0	0	0	0	0
-7	1	0	0	1	49	1	0	0	1	1	1	1	0	0
-6	1	0	1	0	36	1	0	1	1	1	0	0	0	0
-5	1	0	1	1	25	1	1	0	0	1	1	1	0	0
-4	1	1	0	0	16	1	1	1	0	0	0	0	0	0
-3	1	1	0	1	9	1	1	1	0	1	1	1	0	0
-2	1	1	1	0	4	1	1	1	1	1	0	0	0	0
-1	1	1	1	1	1	1	1	1	1	1	1	1	0	0

$$F = -4x^2 = f_8 f_7 f_6 f_5 f_4 f_3 f_2 f_1 f_0$$

2 level implementation

$$\begin{cases} f_0 = 0 \\ f_1 = 0 \\ f_2 = \bar{x}_0 \\ f_3 = x_0 \\ f_4 = x_0 + x_1 \\ f_5 = x_1 x_0 + x_0 \bar{x}_1 \bar{x}_2 \bar{x}_3 + x_0 x_1 x_2 \bar{x}_3 + x_0 \bar{x}_1 x_2 x_3 + x_0 x_1 x_2 \bar{x}_3 \end{cases}$$

$$f_6 = x_0 \bar{x}_0 + x_3 \bar{x}_2 + \bar{x}_2 x_0 + \bar{x}_0 x_2 \bar{x}_3$$

$$f_7 = \bar{x}_2 x_1 + x_3 \bar{x}_2 + x_0 \bar{x}_1 \bar{x}_3 + x_2 \bar{x}_3 \bar{x}_1 + x_3 x_1 x_0$$

$$f_8 = x_3 + x_2 \# x_1 + x_0$$

2' Complement O/P

$\bar{x}_3 \bar{x}_2$	00	01	11	10
00	1		1	
01		1	1	
11		1		1
10		1	1	1

$$\begin{aligned} f_5 &= x_1 \bar{x}_0 + x_1 \bar{x}_3 x_2 \\ &\quad + x_3 \bar{x}_2 x_1 + \bar{x}_3 \bar{x}_2 \bar{x}_1 x_0 \\ &\quad + x_3 x_2 \bar{x}_1 x_0 \end{aligned}$$

$\bar{x}_3 \bar{x}_2$	00	01	11	10
00	1	1	1	1
01	1		1	1
11	0	0	1	1
10	1	1	1	1

$$\begin{aligned} f_6 &= (\bar{x}_2 \# x_0) (\bar{x}_3 + \bar{x}_2 + x_1) \\ &\quad (x_3 + x_2 + x_1 + x_0) \end{aligned}$$



$\bar{x}_3 \bar{x}_2$	00	01	11	10
00	1	1	1	1
01	1		1	1
11	0	0	1	1
10	1	1	1	1

$$\begin{aligned} f_7 &= \bar{x}_2 x_1 + x_3 \bar{x}_2 \\ &\quad + \bar{x}_3 \bar{x}_1 x_0 \\ &\quad + \bar{x}_3 x_2 x_1 \\ &\quad + x_3 x_1 x_0 \end{aligned}$$


Q2

Alternativeif we assume X is unsigned number


$$\begin{array}{r}
 & x_3 & x_2 x_1 x_0 \\
 & x_3 & x_2 x_1 x_0 \\
 \hline
 & x_3 x_0 & x_2 x_0 & x_1 x_0 & x_0 \\
 x_3 x_1 & x_2 x_1 & x_1 x_1 & x_0 x_1 \\
 \hline
 x_3 x_2 & x_2 & x_1 x_2 & x_0 x_2 \\
 \hline
 x_3 & x_2 x_3 & x_1 x_3 & x_0 x_3 \\
 \hline
 x_3 & x_3 x_1 & x_3 x_0 & x_2 x_0 & x_1 x_0 & 0 & x_0 \\
 x_3 x_2 & \cancel{x_3 x_2} & x_1 x_2 & x_0 x_2 & x_1 & \\
 & x_2 & & & & \\
 \end{array}$$

 $4x^2$ 


2' Complement O/P

Please note that $\bar{x}_0 + 1 = x_0$ with a carry of \bar{x}_0 .Area of $3FA + 3HA + 9$ invertersdelay is $2^2 FA + 3 HA$


Q2 Signed number



$4 \times X$




now to get $-4X$ we take 2' Complement of this value,



G₃

3-bit left-right shift will have $2^3 = 8$ states

$$\begin{array}{ll} x=1 & L \rightarrow R \\ x=0 & R \rightarrow L \end{array}$$




y_0	y_1	y_2	$\overbrace{y_0^+ \quad y_1^+ \quad y_2^+}$ $x=1$	$\overbrace{y_0^+ \quad y_1^+ \quad y_2^+}$ $x=0$
0	0	0	0 0 0	0 0 0
0	0	1	0 0 0	0 1 0
0	1	0	0 0 1	1 0 0
0	1	1	0 0 1	1 1 0
1	0	0	0 1 0	0 0 0
1	0	1	0 1 0	0 1 0
1	1	0	0 1 1	1 0 0
1	1	1	0 1 1	1 1 0

Reading directly from the Table

$$y_2^+ = xy_1, \quad = D_2^+$$

$$y_1^+ = \bar{x}y_2 + xy_0, \quad = D_1^+$$


$$y_0^+ = \bar{x}y_1, \quad = D_0^+$$



Q4

CSEN 6501 Dec 2010

Select lines

Shift by 6 $S_2, S_0 = 110$

$$y_0 \rightarrow k_3 \rightarrow w_4 \rightarrow x_5$$

$$y_1 \rightarrow k_4 \rightarrow w_5 \rightarrow x_6$$

b)

$$A = -0.75$$

$$= -0.1 * 2^{-3}$$

$$e_A = 127 - 1 = 126$$

$$A = \boxed{1 \mid 0111\ 1110 \mid 1000 \rightarrow 0}$$

, 8 23

$$B = 17.25$$

$$= 10001.01$$

$$e_B = 127 + 4 = 131$$

$$\boxed{0 \mid 1000\ 0011 \mid 0001010 \rightarrow}$$

, 8 23

$$\text{Sign}_n = S_A \oplus S_B = 0 \oplus 1 = 1$$

Exponent

$$\begin{array}{r}
 0111\ 1110 \\
 + 1000\ 0011 \\
 \hline
 01000\ 0001 \\
 - 127 (1000\ 0001) \\
 \hline
 01000\ 0010
 \end{array}$$

multiplication

$$\begin{array}{r}
 1.000101 \\
 * 1.1 \\
 \hline
 1000101 \\
 1000101 \\
 \hline
 1.1001111
 \end{array}$$

normalize

$$1.1001111 * 2^0$$

final Mantissa $M = 1001111$

" Exponent $e_R = 1000\ 0010$

No rounding necessary


Pad results

$$\boxed{1 \mid 1000\ 0010 \mid 1001111000 \rightarrow}$$

, 8 23

Q5. COEN 6501 Dec 2010

Possible Paths



Since all FFs have the same loading & fan-out the Path 1 is the critical path

$$T_{CL\max} = \underbrace{0.1 * 1.5}_{D, FF} + \underbrace{0.4 + 0.12(2+2+1)}_{XOR} + \underbrace{0.15 + 0.1(2)}_{INV} + \underbrace{0.24 + 0.05(2)}_{OR} + 0.24 + 0.05(2) = 2.18 \text{ ns}$$

$$T = \underbrace{1.5}_{t_{cq}} + \underbrace{2.18}_{t_{CL\max}} + \underbrace{1}_{t_{su}} = 4.68 \quad \text{Max Speed} = 213 \text{ MHz}$$

Having obtained the maximum T for the whole circuit we now focus on FF, T to determine the slack in set up time and hold time

Longest Path $D \rightarrow XOR - OR \rightarrow T$

Shortest Path $T \rightarrow OR \rightarrow T$

$$T_{P_2} = \underbrace{0.1 * 1.5}_{D, FF} + \underbrace{0.4 + 0.12(2+2+1)}_{XOR} + \underbrace{0.24 + 0.05 * 2}_{OR} = 1.49 \text{ ns}$$

$$T_{Path 2} = 1.49 + 1.5 + 1 = 3.99$$

$$T_{set up slack} = T_{max} - T_{P_2 \max} = 4.68 - 3.99 = 0.69 \text{ ns}$$

$$T_{P_3 \min} = \underbrace{0.1(2+2+2)}_{T_{FF}} + \underbrace{0.24 + 0.05 * 2}_{OR} = 0.94$$

$$T_{min} = 1.5 + 0.94 = 2.44$$

Hold Slab $\sim 1 \text{ ns}$

Q5 CEN 6501 Dec 2010

$$K_T = \left(\frac{T_2}{T_1} \right)^{1.5} = \left(\frac{273 + 40 + 30 * 2}{273 + 40} \right)^{1.5} = 1.3$$

$$\text{New Speed} = \frac{\text{Max Speed}}{K_T} = 163 \text{ MHz}$$

Q.6 CE208501 Dec 2010

a) $2 \rightarrow 1$ MUX

library ieee;

use ieee. std-logic-1164.all;

entity MUX is

port (

a, b,

c: in std-logic

5: out std-logic);

end MUX

architecture behavioral of MUX is

begin

$S \leftarrow (a \text{ and } c) \text{ or } (b \text{ and not } c)$;

b) end behavioral.

line 2: missing ";"

line 3: " ;" and ")"

line 4: " ;" and ")"

line 5: "and" is a reserved word

line 6: "begin" missing

line 7: "and" is a reserved word

} 6 errors

c -

