Converting OO-VHDL to Synthesizable VHDL

-- Notes Page --


This slide lists the steps necessary in removing the abstractions inherent in OO-VHDL so that synthesizable VHDL can be generated.