

Digital Design

Chapter 6: Optimizations and Tradeoffs


Slides to accompany the textbook *Digital Design*, First Edition, by Frank Vahid, John Wiley and Sons Publishers, 2007. http://www.ddvahid.com


Copyright © 2007 Frank Vahid

Instructors of courses requiring Vahid's Digital Design textbook (published by John Wiley and Sons) have permission to modify and use these slides for customary course-related activities, subject to keeping this copyright notice in place and unmodified. These slides may be posted as <u>unanimated</u> pdf versions on publicly-accessible course websites. PowerPoint source (or pdf with animations) may <u>paid</u> be posted to publicly-accessible websites, but may be posted for students on internal protected sites or distributed directly to students by other electronic means. Instructors may make printous of the slides available to students for a reasonable photocopying charge, without narring royalies. Any other use requires explicit permission. Instructors may obtain PowerPoint source or obtain special use permissions from Wiley – see http://www.ddvuhd.com for information.

6.1 **Introduction** We now know how to build digital circuits - How can we build better circuits? Let's consider two important design criteria - **Delay** - the time from inputs changing to new correct stable output - Size - the number of transistors - For quick estimation, assume Transforming F1 to F2 represents • Every gate has delay of "1 gate-delay" an optimization: Better in all • Every gate *input* requires 2 transistors criteria of interest · Ignore inverters 16 transistors 4 transistors size (transistors) 1 2 gate-delays F1 1 gate-delay F1 = wxy + wxy'3 delay (gate-delays) = wx(y+y') = Digital Design Copyright © 2006 Frank Vahid 2 Note: Slides with animation are denoted with a small red "a" near the animated items

Introduction Tradeoff - Improves some, but worsens other, criteria of interest Transforming G1 to G2 represents a tradeoff. Some criteria better, others worse. 14 transistors 12 transistors •G1 •G2 2 gate-delays 3 gate-delays (transistors 1 2 3 4 delay (gate-delays) G1 = wx + wy + zG2 = w(x+y) + zDigital Design Copyright © 2006 Frank Vahid






Algebraic Two-Level Size Minimization Previous example showed common algebraic minimization method F = xyz + xyz' + x'y'z' + x'y'z (Multiply out to sum-of-products, then) F = xy(z + z') + x'y'(z + z')- Apply following as much possible $F = xy^*1 + x'y'^*1$ F = xy + x'y'• ab + ab' = a(b + b') = a*1 = a• "Combining terms to eliminate a variable" - (Formally called the "Uniting theorem") F = x'y'z' + x'y'z + x'yz Duplicating a term sometimes helps F = x'y'z' + x'y'z + x'y'z + x'yz· Note that doesn't change function F = x'y'(z+z') + x'z(y'+y)-c+d=c+d+d=c+d+d+d+d...F = x'y' + x'z- Sometimes after combining terms, can combine resulting terms $\searrow_{G = xy'z' + xy'z + xyz + xyz'}$ G = xy'(z'+z) + xy(z+z')G = xy' + xy (now do again) G = x(y'+y)Digital Design Copyright © 2006 6 G = xFrank Vahid



- Karnaugn Waps (K-maps)
 Graphical method to help us find
 - Graphical method to help us find opportunities to combine terms
 - Minterms <u>differing in one variable</u> are <u>adjacent</u> in the map
 - Can clearly see opportunities to combine terms – look for adjacent 1s
 - For F, clearly two opportunities
 - Top left circle is shorthand for x'y'z'+x'y'z = x'y'(z'+z) = x'y'(1) = x'y'
 - Draw circle, write term that has all the literals except the one that changes in the circle
 - Circle xy, x=1 & y=1 in both cells of the circle, but z changes (z=1 in one cell, 0 in the other)
 - · Minimized function: OR the final terms




Easier than all that algebra:






- Four adjacent 1s means two variables can be eliminated
 - Makes intuitive sense those two variables appear in all combinations, so one *must* be true
 - Draw one big circle shorthand for the algebraic transformations above




Digital Design Copyright © 2006 Frank Vahid







- Circles can cross left/right sides
 - Remember, edges are adjacent
 - Minterms differ in one variable only
- Circles must have 1, 2, 4, or 8 cells 3, 5, or 7 not allowed
 - 3/5/7 doesn't correspond to algebraic transformations that combine terms to eliminate a variable
- Circling all the cells is OK
 - Function just equals 1








Two-Level Size Minimization Using K-maps Example: Minimize: General K-map method G = a + a'b'c' + b*(c' + bc')1. Convert the function's equation into 1. Convert to sum-of-products sum-of-products form G = a + a'b'c' + bc' + bc'2. Place 1s in the appropriate K-map 2. Place 1s in appropriate cells cells for each term bc' 3. Cover all 1s by drawing the fewest 10 largest circles, with every 1 0 0 1 a'b'c' included at least once; write the corresponding term for each circle 4. OR all the resulting terms to create a 3. Cover 1s the minimized function. 01 11 10 0 0 Digital Design 4. OR terms: G = a + cCopyright © 2006 Frank Vahid 12



Don't Care Input Combinations

- What if particular input combinations can never occur?
 - e.g., Minimize F = xy'z', given that x'y'z' (xyz=000) can never be true, and that xy'z (xyz=101) can never be true
 - So it doesn't matter what F outputs when x'y'z' or xy'z is true, because those cases will never occur
 - Thus, make F be 1 or 0 for those cases in a way that best minimizes the equation
- On K-map
 - Draw Xs for don't care combinations
 - Include X in circle ONLY if minimizes equation






Minimizization Example using Don't Cares

- Minimize:
 - F = a'bc' + abc' + a'b'c
 - Given don't cares: a'bc, abc
- Note: Use don't cares with caution
 - Must be sure that we really don't care what the function outputs for that input combination
 - If we do care, even the slightest, then it's probably safer to set the output to 0






15

Minimization with Don't Cares Example: Sliding Switch

- Switch with 5 positions
 - 3-bit value gives position in binary
- Want circuit that
 - Outputs 1 when switch is in position 2, 3, or 4
 - Outputs 0 when switch is in position 1 or 5
 - Note that the 3-bit input can never output binary 0, 6, or 7
 - Treat as don't care input combinations






Automating Two-Level Logic Size Minimization

- · Minimizing by hand
 - Is hard for functions with 5 or more variables
 - May not yield minimum cover depending on order we choose
 - Is error prone
- Minimization thus typically done by automated tools
 - Exact algorithm: finds optimal solution
 - Heuristic: finds good solution, but not necessarily optimal





Basic Concepts Underlying Automated Two-Level Logic Minimization

- Definitions
 - On-set: All minterms that define when F=1
 - Off-set: All minterms that define when F=0
 - Implicant: Any product term (minterm or other) that when 1 causes F=1
 - On K-map, any legal (but not necessarily largest) circle
 - Cover: Implicant xy covers minterms xyz and xyz'
 - Expanding a term: removing a variable (like larger K-map circle)
 - xyz → xy is an expansion of xyz

F yz x'y'z x 00 01 11 10 0 0 xyz xyż 1 0 0 1 1 1 xy 4 implicants of F


Note: We use K-maps here just for intuitive illustration of concepts; automated tools do <u>not</u> use K-maps.

- expanded implicant. Maximally expanded implicant any expansion would cover 1s not in on-set
 - x'y'z, and xy, above
 - But not xyz or xyz' they can be expanded



Basic Concepts Underlying Automated Two-Level Logic Minimization

- Definitions (cont)
 - Essential prime implicant: The only prime implicant that covers a particular minterm in a function's on-set
 - Importance: We must include all essential Pls in a function's cover
 - In contrast, some, but not all, nonessential PIs will be included





19


Automated Two-Level Logic Minimization Method

	Step	Description
1	Determine prime implicants	For every minterm in the function's on-set, maximally expand the term (meaning eliminate literals from the term) such that the term still only covers minterms in the function's on-set (like drawing the biggest circle possible around each 1 in a K-map). Repeat for each minterm. If don't cares exist, use them to maximally expand minterms into prime implicants (like using X 's to create the biggest circles possible for a given 1 in a K-map).
2	Add essential prime implicants to the function's cover	Find any minterms covered by only one prime implicant (i.e., by an essential prime implicant). Add those prime implicants to the cover, and mark the minterms covered by those implicants as already covered.
3		Cover the remaining minterms using the minimal number of remaining prime implicants.

Example of Automated Two-Level Minimization

- 1. Determine all prime implicants
- <u>2. Add essential PIs</u> to cover
 - Italicized 1s are thus already covered
 - Only one uncovered 1 remains
- 3. Cover remaining minterms with nonessential PIs
 - Pick among the two possible Pls





Problem with Methods that Enumerate all Minterms or Compute all Prime Implicants

- Too many minterms for functions with many variables
 - Function with 32 variables:
 - 2³² = 4 billion possible minterms.
 - Too much compute time/memory
- Too many computations to generate all prime implicants
 - Comparing every minterm with every other minterm, for 32 variables, is (4 billion)² = 1 quadrillion computations
 - Functions with many variables could requires days, months, years, or more of computation – unreasonable



Solution to Computation Problem

- Solution
 - Don't generate all minterms or prime implicants
 - Instead, just take input equation, and try to "iteratively" improve it
 - Ex: F = abcdefgh + abcdefgh'+ jklmnop
 - · Note: 15 variables, may have thousands of minterms
 - · But can minimize just by combining first two terms:
 - F = abcdefg(h+h') + jklmnop = abcdefg + jklmnop




23


Two-Level Minimization using Iterative Method

- Method: Randomly apply "expand" operations, see if helps
 - Expand: remove a variable from a term
 - · Like expanding circle size on K-map
 - e.g., Expanding x'z to z legal, but expanding x'z to z' not legal, in shown function


F = abcdefgh + abcdefgh'+ jklmnop

- After expand, remove other terms covered by newly expanded term
- Keep trying (iterate) until doesn't help






Multi-Level Logic Optimization – Performance/Size **Tradeoffs** We don't always need the speed of two level logic - Multiple levels may yield fewer gates - Example • F1 = ab + acd + ace \rightarrow F2 = ab + ac(d + e) = a(b + c(d + e)) General technique: Factor out literals -xy + xz = x(y+z)22 transistors 2 gate delays • F1 20 size (transistors) • F2 15 16 transistors 4 gate-delays 3 delay (gate-delays) F1 = ab + acd + aceF2 = a(b+c(d+e))(c) (a) Digital Design Copyright © 2006 25 Frank Vahid



Multi-Level Example: Non-Critical Path


- · Critical path: longest delay path to output
- Optimization: reduce size of logic on non-critical paths by using multiple levels




Automated Multi-Level Methods

- Main techniques use heuristic iterative methods
 - Define various operations
 - "Factor out": xy + xz = x(y+z)
 - · Expand, and others
 - Randomly apply, see if improves
 - May even accept changes that worsen, in hopes eventually leads to even better equation
 - · Keep trying until can't find further improvement
 - Not guaranteed to find best circuit, but rather a good one












- Another example...
- State **S0** is not equivalent with any other state since its output (y=0) differs from other states' output
- Consider state S1 and S3
 - Outputs are initially the same (y=1)
 - From **S1**, when x=0, go to **S2** where y=1
 - From **S3**, when x=0, go to **S0** where y=0
 - Outputs differ, so S1 and S3 are not equivalent.











State Reduction with Implication Tables

- State reduction through visual inspection (what we did in the last few slides) isn't reliable and cannot be automated – a more methodical approach is needed: implication tables
- Example:



- To compare every pair of states, construct a table of state pairs (above right)
- Remove redundant state pairs, and state pairs along the diagonal since a state is equivalent to itself (right)






State Reduction with Implication Tables

- Mark (with an X) state pairs with different outputs as non-equivalent:
 - (S1,S0): At S1, y=1 and at S0, y=0. So S1 and S0 are non-equivalent.
 - (S2, S0): At S2, y=0 and at S0, y=0. So we don't mark S2 and S0 now.
 - (S2, S1): Non-equivalent
 - (S3, S0): Non-equivalent
 - (**S3**, **S1**): Don't mark
 - (S3, S2): Non-equivalent
- We can see that S2 & S0 might be equivalent and S3 & S1 might be equivalent, but only if their next states are equivalent (remember the example from two slides ago)






State Reduction with Implication Tables


- We need to check each unmarked state pair's next states
- We can start by listing what each unmarked state pair's next states are for every combination of inputs
 - (S2, S0)
 - From S2, when x=1 go to S3
 From S0, when x=1 go to S1
 So we add (S3, S1) as a next state pair
 - From S2, when x=0 go to S2
 From S0, when x=0 go to S0
 So we add (S2, S0) as a next state pair
 - (S3, S1)
 - By a similar process, we add the next state pairs (S3, S1) and (S0, S2)





State Reduction with Implication Tables Next we check every unmarked state pair's next state pairs

- We mark the state pair if one of its next state pairs is marked
 - (S2, S0)
 - Next state pair (S3, S1) is not marked
 - Next state pair (S2, S0) is not marked
 - · So we do nothing and move on
 - (S3, S1)
 - Next state pair (S3, S1) is not marked
 - Next state pair (S0, S2) is not marked
 - · So we do nothing and move on



Digital Design Copyright © 2006 Frank Vahid

35


State Reduction with Implication Tables Inputs: x; Outputs: y • We just made a pass through the implication table - Make additional passes until no change occurs Then merge the unmarked state S1 pairs - they are equivalent (S3, S1) S2 (S2, S0) (S3, S1) **S3** (S0, S2) S0 S1 S2 S0,S2 S1,S3 y=0 Digital Design Copyright © 2006 Frank Vahid 36

State Reduction with Implication Tables

	Step	Description
1	Mark state pairs having different outputs as nonequivalent	States having different outputs obviously cannot be equivalent.
2	For each unmarked state pair, write the next state pairs for the same input values	
3	For each unmarked state pair, mark state pairs having nonequivalent next-state pairs as nonequivalent. Repeat this step until no change occurs, or until all states are marked.	States with nonequivalent next states for the same input values can't be equivalent. Each time through this step is called a <i>pass</i> .
4	Merge remaining state pairs	Remaining state pairs must be equivalent.




- Given FSM on the right
 - Step 1: Mark state pairs having different outputs as nonequivalent






State Reduction Example Inputs: x; Outputs: y • Given FSM on the right - Step 1: Mark state pairs having different outputs as nonequivalent S0 y=0 - Step 2: For each unmarked state pair, write the next state pairs for the S1 same input values (S2, S2) (S3, S1) S2 (S0, S2) (S0, S2) (S3, S1) (S3, S3) S3 S0 S1 S2 Digital Design Copyright © 2006 Frank Vahid



State Reduction Example


- · Given FSM on the right
 - Step 1: Mark state pairs having different outputs as nonequivalent
 - Step 2: For each unmarked state pair, write the next state pairs for the same input values
 - Step 3: For each unmarked state pair, mark state pairs having nonequivalent next state pairs as nonequivalent.
 - Repeat this step until no change occurs, or until all states are marked.
 - Step 4: Merge remaining state pairs






A Larger State Reduction Example Inputs: x; Outputs: y S1 (S3,S4) (\$3,\$2 (\$0,\$1 S3 (S4,S2 (S4,S3) S0.S0 Step 1: Mark state pairs having different outputs as S0 S1 S3 nonequivalent Step 2: For each unmarked state pair, write the next state pairs for the same input values Step 3: For each unmarked state pair, mark state pairs having nonequivalent next state pairs as nonequivalent. • Repeat this step until no change occurs, or until all states are marked. Step 4: Merge remaining state pairs Digital Design Copyright © 2006 Frank Vahid 42


A Larger State Reduction Example



- Step 1: Mark state pairs having different outputs as nonequivalent
- Step 2: For each unmarked state pair, write the next state pairs for the same input values
- Step 3: For each unmarked state pair, mark state pairs having nonequivalent next state pairs as nonequivalent.
 - Repeat this step until no change occurs, or until all states are marked.
- Step 4: Merge remaining state pairs







Need for Automation


- Automation needed
 - Table for large FSM too big for humans to work with
 - n inputs: each state pair can have 2ⁿ next state pairs.
 - 4 inputs → 2⁴=16 next state pairs
 - 100 states would have table with 100*100=100,000 state pairs cells
 - State reduction typically automated
 - · Often using heuristics to reduce compute time






- Encoding: Assigning a unique bit representation to each state
- Different encodings may optimize size, or tradeoff size and performance
- Consider 3-Cycle Laser Timer...
 - Example 3.7's encoding: 15 gate inputs
 - Try alternative encoding
 - x = s1 + s0
 - n1 = s0
 - n0 = s1'b + s1's0
 - · Only 8 gate inputs






	Inputs			Outputs			
	sl	s0	b	Х	n1	n0	
o.e.	0	0	0	0	0	0	
Off	0	0	1	0	0	1	
On1	0	1	0	1	1	0	
On1	0	1	1	1	1	0	
0.2	1	0 1	0	1	1	10	
On2	1	0 1	1	1	1	1	
0.3	1	1	U	1	0	0	
On3	1	10	1	1	0	0	





- Four states Use four-bit one-hot encoding
 - State table leads to equations:
 - x = s3 + s2 + s1
 - n3 = s2
 - n2 = s1
 - n1 = s0*b
 - n0 = s0*b' + s3
 - Smaller
 - 3+0+0+2+(2+2) = 9 gate inputs
 - Earlier binary encoding (Ch 3):
 15 gate inputs
 - Faster
 - Critical path: n0 = s0*b' + s3
 - Previously: n0 = s1's0'b + s1s0'
 - 2-input AND slightly faster than 3-input AND






	Inputs				Outputs					
	s3	s2	sl	s0	b	Х	n3	n2	n1	n0
occ	0	0	0	1	0	0	0	0	0	1
Off	0	0	0	1	1	0	0	0	1	0
0.1	0	0	1	0	0	1	0	1	0	0
On1	0	0	1	0	1	1	0	1	0	0
0.2	0	1	0	0	0	1	1	0	0	0
On2	0	1	0	0	1	1	1	0	0	0
0.1	1	0	0	0	0	1	0	0	0	1
On3	1	0	0	0	1	1	0	0	0	1


47


Output Encoding


- Output encoding: Encoding method where the state encoding is same as the output values
 - Possible if enough outputs, all states with unique output values




Digital Design Copyright © 2006 Frank Vahid











Mealy vs. Moore Example: Beeping Wristwatch Inputs: b; Outputs: s1, s0, p Inputs: b; Outputs: s1, s0, p Button b - Sequences mux select lines Time)b'/s1s0=00, p=0 Time ▼b s1s0=00, p=0 s1s0 through 00, 01, 10, and b/s1s0=00, p=1 S2 s1s0=00, p=1 b'/s1s0=01, p=0 Each value displays different **v**b ▼ b/s1s0=01, p=1 internal register Alarm Each unique button press Date) b'/s1s0=10, p=0 ▼b s1s0=01, p=0 should cause 1-cycle beep, b/s1s0=10, p=1 S4 s1s0=01, p=1 with p=1 being beep Stpwch) b'/s1s0=11, p=0 **v**b Must wait for button to be b/s1s0=11, p=1 Date released (b') and pushed **y**b s1s0=10, p=0 again (b) before sequencing Mealy S6 s1s0=10, p=1 Note that Moore requires ψb unique state to pulse p, while Mealy pulses p on arc Stpwch) s1s0=11, p=0 Tradeoff: Mealy's pulse on p may not last one full cycle S8 s1s0=11, p=1 Moore Digital Design Copyright © 2006 Frank Vahid





- Straightforward
 - Convert to state table
 - Derive equations for each output
 - Key difference from Moore: External outputs (d, clear) may have different value in same state, depending on input values




	1	Inputs	Outputs			
	s0	enough	n0	d	clear	
Init	0	0 1	1	0	1	
Wait	1	0 1	1 0	0	0	



55

Mealy and Moore can be Combined

- Final note on Mealy/Moore
 - May be combined in same FSM



Digital Design Copyright © 2006 Frank Vahid

Datapath Component Tradeoffs

- Can make some components faster (but bigger), or smaller (but slower), than the straightforward components we built in Ch 4
- We'll build
 - A faster (but bigger) adder than the carry-ripple adder
 - A smaller (but slower) multiplier than the array-based multiplier
- Could also do for the other Ch 4 components



57


6.4

Faster Adder a3 b3 a2 b2 a1 b1 a0 b0 Built carry-ripple adder in Ch 4 4-bit adder - Similar to adding by hand, column by column cout s2 s1 - Con: Slow carries: Output is not correct until the carries have rippled to the left b2 b1 b0 • 4-bit carry-ripple adder has 4*2 = 8 gate delays а3 a2 a1 a0 cout s3 s2 s0 • 4-bit carry-ripple adder has just 4*5 = 20 gates Digital Design Copyright © 2006 Frank Vahid 58


Faster Adder


- Faster adder Use two-level combinational logic design process
 - Recall that 4-bit two-level adder was big
 - Pro: Fast
 - · 2 gate delays
 - Con: Large
 - Truth table would have 2⁽⁴⁺⁴⁾ =256 rows
 - Plot shows 4-bit adder would use about 500 gates
- Is there a compromise design?
 - Between 2 and 8 gate delays
 - Between 20 and 500 gates






Faster Adder – (Bad) Attempt at "Lookahead" Idea Modify carry-ripple adder – For a stage's carry-in, don't wait for carry to ripple, but rather directly compute from inputs of earlier stages • Called "lookahead" because current stage "looks ahead" at previous stages rather than waiting for carry to ripple to current stage a2 b2 a0 b0 c0 a3 b3 look look look ahead ahead сЗ FΑ stage 3 stage 2 stage 1 stage 0 cout Notice – no rippling of carry Digital Design Copyright © 2006 Frank Vahid 60







Better Form of Lookahead


- Have each stage compute two terms
 - **Propagate**: P = a xor b
 - Generate: G = ab
- Compute lookahead from P and G terms, not from external inputs
 - Why P & G? Because the logic comes out much simpler
 - Very clever finding; not particularly obvious though
 - · Why those names?
 - G: If a and b are 1, carry-out will be 1 "generate" a carry-out of 1 in this case
 - P: If only one of a or b is 1, then carry-out will equal the carry-in propagate the carry-in to the carry-out in this case
























Adder Tradeoffs



- Designer picks the adder that satisfies particular delay and size requirements
 - May use different adder types in different parts of same design
 - · Faster adders on critical path, smaller adders on non-critical path



71


• Multiplier in Ch 4 was array style - Fast, reasonable size for 4-bit: 4*4 = 16 partial product AND terms, 3 adders - Rather big for 32-bit: 32*32 = 1024 AND terms, and 31 adders - Rathe


Smaller Multiplier -- Sequential (Add-and-Shift) Style Smaller multiplier: Basic idea - Don't compute all partial products simultaneously Rather, compute one at a time (similar to by hand), maintain running sum Step 1 Step 3 Step 4 Step 2 0110 0110 0110 0110 + 0011 + 0011 + 0011 + 0011 0000 - 00110 -010010 -0010010 (running sum) (partial product) + 0 1 1 0 +0110 +0000 +0000 (new running sum) 0 0 1 1 0 010010 0010010 00010010 Digital Design

73

Copyright © 2006

Frank Vahid





RTL Design Optimizations and Tradeoffs


- While creating datapath during RTL design, there are several optimizations and tradeoffs, involving
 - Pipelining
 - Concurrency
 - Component allocation
 - Operator binding
 - Operator scheduling
 - Moore vs. Mealy high-level state machines





76


6.5


Pipelining Time Intuitive example: Washing dishes Without pipelining: with a friend, you wash, friend dries W1 D1 W2 D2 W3 D3 - You wash plate 1 - Then friend dries plate 1, while you wash With pipelining: plate 2 "Stage 1" W1 W2 W3 - Then friend dries plate 2, while you wash D1 D2 D3 "Stage 2" plate 3; and so on - You don't sit and watch friend dry; you start on the next plate **Pipelining:** Break task into stages, each stage outputs data for next stage, all stages operate concurrently (if they have data) Digital Design Copyright © 2006 77 Frank Vahid














Concurrency Example: SAD Design Revisited


- · Comparing the two designs
 - Original: 256 iterations * 2 cycles/iter = 512 cycles
 - More concurrent: 16 iterations * 2 cycles/iter = 32 cycles
 - Speedup: 512/32 = 16x speedup
- Versus software
 - Recall: Estimated about 6 microprocessor cycles per iteration
 - 256 iterations * 6 cycles per iteration = 1536 cycles
 - Original design speedup vs. software: 1536 / 512 = 3x
 - (assuming cycle lengths are equal)
 - Concurrent design's speedup vs. software: 1536 / 32 = 48x
 - 48x is very significant quality of video may be much better



84


Component Allocation

- Another RTL tradeoff: Component allocation Choosing a particular set of functional units to implement a set of operations
 - e.g., given two states, each with multiplication
 - Can use 2 multipliers (*)
 - OR, can instead use 1 multiplier, and 2 muxes
 - Smaller size, but slightly longer delay due to the mux delay




Operator Binding


- Another RTL tradeoff: Operator binding Mapping a set of operations to a particular component allocation
 - Note: operator/operation mean behavior (multiplication, addition), while component (aka functional unit) means hardware (multiplier, adder)
 - Different bindings may yield different size or delay



Operator Scheduling • Yet another RTL tradeoff: Operator scheduling -Introducing or merging states, and assigning operations to those states. В С В t4 = t5* t6 (some $t1 = t2^* t3$ (some t1 = t2*t3(some (some operations) 14=15*16operations) operations) t4 = t5*t6operations) but more 2x1_ delay due to muxes 3-state schedule smaller (only 1 *) size 4-state schedule Digital Design deby Copyright © 2006 Frank Vahid




Operator Scheduling Example: Smaller FIR Filter Reduce the design's size by re-scheduling the operations - Do only one multiplication operation per state Inputs: X (N bits) Outputs: Y (N bits) Local registers: xt0, xt1, xt2, sum (N bits) Local registers: xt0, xt1, xt2 (N bits) sum = 0xt1 = xt0S1 xt1 = xt0xt2 = xt1 Y = xt0*c0 xt2 = xt1+ xt1*c1 + xt2*c2 S2 sum = sum + xt0 * c0S3 sum = sum +xt1 * c1 y(t) = c0*x(t) + c1*x(t-1) + c2*x(t-2)S4 sum = sum + xt2 * c2 Digital Design Copyright © 2006 89 Frank Vahid



Operator Scheduling Example: Smaller FIR Filter

- Many other options exist between fully-concurrent and fully-serialized
 - e.g., for 3-tap FIR, can use 1, 2, or 3 multipliers
 - Can also choose fast array-style multipliers (which are concurrent internally) or slower shift-andadd multipliers (which are serialized internally)
 - Each options represents compromises





91


6.6


More on Optimizations and Tradeoffs

- <u>Serial vs. concurrent computation</u> has been a common tradeoff theme at all levels of design
 - Serial: Perform tasks one at a time
 - Concurrent: Perform multiple tasks simultaneously
- Combinational logic tradeoffs
 - Concurrent: Two-level logic (fast but big)
 - Serial: Multi-level logic (smaller but slower)
 - abc + abd + ef → (ab)(c+d) + ef essentially computes ab first (serialized)
- Datapath component tradeoffs
 - Serial: Carry-ripple adder (small but slow)
 - Concurrent: <u>Carry-lookahead adder</u> (faster but bigger)
 - · Computes the carry-in bits concurrently
 - Also multiplier: concurrent (array-style) vs. serial (shift-and-add)
- RTL design tradeoffs
 - Concurrent: Schedule multiple operations in one state
 - Serial: Schedule one operation per state



92





Power Optimization Until now, we've focused on size and delay **Power** is another important design criteria energy (1=value in 2001) Measured in Watts (energy/second) · Rate at which energy is consumed Increasingly important as more transistors fit on a battery energy - Power not scaling down at same rate as size · Means more heat per unit area - cooling is difficult Coupled with battery's not improving at same rate Means battery can't supply chip's power for as long - CMOS technology: Switching a wire from 0 to 1 consumes power (known as dynamic power) $P = k * CV^2 f$ k: constant; C: capacitance of wires; V: voltage; f: switching frequency Power reduction methods - Reduce voltage: But slower, and there's a limit - What else? Digital Design Copyright © 2006 Frank Vahid

