clock2xgen.vhd
This code is to generate a 2X clock with a variable, high pulse width
The clock signal is inverted,delayed and then XNOR ed with the original clock
signal in order to get a high pulse width clock
An alternate external 2X source clock is also present. Thus the clk_sel
signal selects between the internally generated 2X clock and the external
clock