What we really want is True Single-Phase Clocked (TSPC) Logic in which we only have one clock, and do not need an inverted clock.

Redesign $\mathrm{C}^{2}$ MOS latch and create the doubled $\boldsymbol{n}-\mathbf{C}^{2}$ MOS latch and the doubled $\boldsymbol{p}$ - $\mathrm{C}^{\mathbf{2}}$ MOS latch

doubled $n-\mathrm{C}^{2}$ MOS latch

doubled $p-\mathrm{C}^{2}$ MOS latch

Doubling of the latch ensures that signal cannot propagate from input to output when latch is in hold mode ( $n-\mathrm{C}^{2} \mathrm{MOS}$ latch $\varnothing=0, p-\mathrm{C}^{2} \mathrm{MOS}$ latch $\varnothing=1$ )

How do I make a pipelined system using these latches?


## Can also include logic into the TSPC latches!



PUN - pullup network, PDN - pulldown network, logic directly implemented in the latch.

No requirements on inversion of static logic between latches.
This design method was the style of choice for the (original) DEC Alpha microprocessor, which ran at 200 MHz in $0.75 \mu \mathrm{~m}$ CMOS technology.

Other improvements - Simplified TSPC latch (split output latch)

$\varnothing$-latch


Reduces transistor count by two, cuts clock load in half at the cost of reduced voltage swings on internal nodes (lowers the noise margin)

## Creating D-flip flops out of TSPC latches



Positive edge-triggered D flip-flop
Negative edge-triggered D flip-flop


Positive edge-triggered D flip-flop using split-output latches
Dynamic latches (and dynamic logic, to be discussed later) is currently the principle design style for high speed digital circuits

Question: In CMOS, with edge-triggered storage elements, would we want negative edge-triggered or positive edge-triggered?

Typically, want the clock edges as sharp as possible. Because $n$ MOS devices provide stronger pulldown, usually use negative edge-triggered devices in CMOS.

## The $\mathrm{C}^{2}$ MOS latch, doubled $n-\mathrm{C}^{2}$ MOS, and doubled $p-\mathrm{C}^{2} \mathrm{MOS}$

 latches all require sharp clock edges for correct operation.In the DEC Alpha case, clock rise and fall times below 0.8 ns caused no failures while above 1.0 ns caused failures. A value of 0.5 ns was set as the target for clock rise/fall.

To reduce noise susceptibility, can also add a feedback transistor:


Feedback transistor sharpens output edges, reduces susceptibility to noise

When $Q$ goes $1 \rightarrow 0$, feedback sharpens (speeds up) transistion
When $Q=0$, helps hold 0 value by keeping $p$-device on (internal node at $\mathrm{V}_{\mathrm{DD}}$ )

When $Q$ goes $0 \rightarrow 1$, feedback transistor will act against this transistion but will be overdriven by stronger pulldown in front stage

## How to add reset (asynchronous), low true



Positive edge-triggered TSPC Split Ouput D-flip flop (revisited for this example)

When clock $=0, X=X X=\bar{D}, Y Y=0$ or $Y Y_{\text {old }}, Y=1$ or $Y_{\text {old }}$.
For reset we want $Y Y=Y Y_{\text {old }}=0, \rightarrow \bar{Q}=1$

| clock | $D$ | $X=X X$ | $Y$ | $Y Y$ | $\bar{Q}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | $Y_{\text {old }}=0$ <br> $=1$ | 0 | 1 |
|  |  |  | 0 | $\bar{Q}_{\text {old }}$ |  |
| 0 | 1 | 0 | $Y=1$ | $Y Y_{\text {old }}=0$ | $\bar{Q}_{\text {old }}$ |
|  |  |  |  | $Y Y_{\text {old }}=1$ | 0 |

With clock $=0$, to reset correctly must affect both $Y$ or $Y Y$.
Similarly, with clock $=1$, a reset operation must affect both $X$ or $X X$.

## Split Output Reset



Final transistor count $=12$. Recall that a static $D$-flip flop can require 33 transistors!

For practice, everybody is to add asynchronous, low true reset to the other two TPSC $D$-flip flops (you are doing one of these in lab anyway).

